Altera MAX V, Quartus II, high speed TRO circuit.

$250-750 USD

Closed

Posted

over 6 years ago

$250-750 USD

Paid on delivery

FPGA design ( actually MAX V CPLD). Requires good knowledge of Altera Quartus II manual layout, routing, schematic capture. Altera serial ( RS232 or SPI) and Gray counters IP library blocks will be used. Will work interactively with the designer.

CAD/CAM

Electrical Engineering

FPGA

Project ID: 15147435

About the project

6 proposals

Remote project

Active 7 yrs ago

Looking to make some money?

Email address

Benefits of bidding on Freelancer

Set your budget and timeframe

Get paid for your work

Outline your proposal

It's free to sign up and bid on jobs

6 freelancers are bidding on average $782 USD for this job

@ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using Altera FPGA please check my profile also please message me so that I can discuss Best regards Stay tuned, I'm still working on this proposal.

$555 USD in 10 days

4.8

(242 reviews)

7.3

@seshupower

A proposal has not yet been provided

$2,222 USD in 30 days

4.8

(56 reviews)

6.6

@HiberXen

please pm me. i have expertise on this fpga.

$550 USD in 7 days

5.0

(3 reviews)

3.2

@akhachat

Hello, I have Quartus Prime installed. If you can accept this version of SW, I can help you (don't want to move back to old versions). Regards, Ashot Relevant Skills and Experience Altera MAX V (570, 2210 devices) Proposed Milestones $555 USD - Using IP plus rather Verilog but not schematic. It is more flexible...

$555 USD in 10 days

5.0

(1 review)

2.4

@guigenta

Some time ago I made some proyects in vhdl in the university I am lab assistant at a university now .I am investigating now how to program a Lattice FPGA I already programmed a max one of altera Relevant Skills and Experience Electronics ,control, and PLC programming Proposed Milestones $555 USD - Work with fpga altera

$255 USD in 10 days