Profile cover photo
You're now following
Error following user.
This user does not allow users to follow them.
You are already following this user.
Your membership plan only allows 0 follows. Upgrade here.
Successfully unfollowed
Error unfollowing user.
You have successfully recommended
Error recommending user.
Something went wrong. Please refresh the page and try again.
Email successfully verified.
User Avatar
$15 USD / hour
Flag of EGYPT
cairo, egypt
$15 USD / hour
It's currently 8:36 AM here
Joined November 14, 2013
0 Recommendations

Abdulrahman A.

@aahmed88

0.0 (0 reviews)
0.0
0.0
0%
0%
$15 USD / hour
Flag of EGYPT
cairo, egypt
$15 USD / hour
N/A
Jobs Completed
N/A
On Budget
N/A
On Time
N/A
Repeat Hire Rate

Digital Design Engineer (+5 Experience years)

[July 2014 to present] Digital design engineer at Varkon Semiconductors from. Verilog and VHDL implementation of various digital blocks in the physical layer of different communication standards and customized transceivers. [October 2011 to January 2014] Digital Design Engineer at SilMinds: Design and Implement interfaces for different decimal floating-point arithmetic cores on XilinxVirtex 5 FPGA using Verilog. Integrate and validate SilMinds decimal floating-point Coprocessor with SilMinds APIs on Xilinx Building the required software using C programming language for verifying the performance of the decimal floating-point arithmetic cores. [July 2014 to January 2016] Research Assistant at Faculty of Engineering Cairo University [January 2011 to October 2011] Embedded system Engineer at Bio-Business.

Contact Abdulrahman A. about your job

Log in to discuss any details over chat.

Portfolio

3007500
3007500

Reviews

Changes saved
No reviews to see here!

Experience

Digital Design Engineer

Wasiela
Jul 2014 - Nov 2016 (2 years, 4 months)
Verilog and VHDL implementation of various digital blocks in the physical layer of different communication standards:  Understand the standard and system model of the blocks required to be implemented.  Analyze the block and find a suitable architecture for the design.  RTL coding using Verilog or VHDL with functional simulation for the designed block.  FPGA synthesis, static timing analysis and optimization.  Gate level simulation.  Create a detailed document for the design.

Digital Design Engineer

SilMinds
Oct 2011 - Jan 2014 (2 years, 3 months)
Design and Implement interfaces for different decimal floating-point arithmetic cores on XilinxVirtex 5 FPGA using Verilog. Integrate and validate SilMinds decimal floating-point Coprocessor with SilMinds APIs on Xilinx Virtex-5 FPGA. Implement different pipelined benchmarks using SilMinds decimal floating-point IPs on both simulation and on chip.  Building the required software using C programming language for verifying the performance of the decimal floating-point arithmetic cores.

Education

Bachelor of Science

Cairo University, Egypt 2005 - 2010
(5 years)

Qualifications

Electronic Digital Designer

Mentor Graphics
2011
I have attended a course provided by Mentor Graphics

Publications

xxxx

xxxxx
xxxx

Contact Abdulrahman A. about your job

Log in to discuss any details over chat.

Verifications

Preferred Freelancer
Identity Verified
Payment Verified
Phone Verified
Email Verified
Facebook Connected
Previous User Next User
Invite sent successfully!
Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.