Multiplier Cell Desigen for Multiple Applications

RM32-99 MYR

Completed

Posted

over 6 years ago

RM32-99 MYR

Paid on delivery

Multiplier cell design with the application of 8X8 multiplier, related to VLSI design (very large scale integration). required : some report corrections in chapter 1 and 2 regarding the references and report writing. I have a attached a copy of the report and a paper specifying the corrections.

Circuit Design

Electrical Engineering

Electronics

Report Writing

Very-large-scale integration (VLSI)

Project ID: 15884524

About the project

5 proposals

Remote project

Active 6 yrs ago

Looking to make some money?

Email address

Benefits of bidding on Freelancer

Set your budget and timeframe

Get paid for your work

Outline your proposal

It's free to sign up and bid on jobs

Awarded to:

@dhanabalang

I have already worked in the Multiplier design using FPGA. You can verify it in the google through the title '''FPGA Implementation of 8-bit Multiplier with Reduced Delay Time' Relevant Skills and Experience Ability to develop VerilogHDL for specific applications. Proposed Milestones RM11 MYR - Understand the concept RM70 MYR - Prepare the documentation RM20 MYR - Verify that the documentation is correct

RM101 MYR in 3 days

5.0

(1 review)

0.8

5 freelancers are bidding on average RM86 MYR for this job

@thasleemreyasm

I have well experienced in doing such kind of jobs......................... Relevant Skills and Experience VLSI, Proposed Milestones RM66 MYR - i will do my level best

RM66 MYR in 2 days