FSM using Verilog/System Verilog and displaying on DE0_CV FPGA board

$30-250 USD

Completed

Posted

about 5 years ago

$30-250 USD

Paid on delivery

Verilog/System Verilog module to implement an FSM in the document that will be provided. The 7 segment display on the DE0-CV FPGA board will also be used to show its use. Document will be provided once discussed.

Electrical Engineering

Project ID: 19282983

About the project

2 proposals

Remote project

Active 5 yrs ago

Looking to make some money?

Email address

Benefits of bidding on Freelancer

Set your budget and timeframe

Get paid for your work

Outline your proposal

It's free to sign up and bid on jobs

Awarded to:

@liveexperts123

Hi there, I have read your project description and i'm confident i can do this project for you perfectly.I still have a few questions. please leave a message on my chat so we can discuss the budget and deadline of the project. Thanks . .

$155 USD in 3 days

5.0

(71 reviews)

7.2

2 freelancers are bidding on average $155 USD for this job

@umg536

Hello there, This is a default bid made. we'll discuss the price later in the chat after reading your project i can do this for you perfectly.I still have a few questions. please leave a message on my chat so we can discuss this further.. Thanks . .

$155 USD in 3 days