Find Jobs
Hire Freelancers

Digital down converter and Digital Up converter

$250-750 USD

Cancelled
Posted over 6 years ago

$250-750 USD

Paid on delivery
Digital down converter , Digital Up converter VHDL & Matlab . DDC: 1- Fsample : 16 bit x 400 MSPS Max. 2- Bandwidth : programmable from 100Khz to 20Mhz. 3- IF Tuner : programmable from DC to 100Mhz , resolution 0.5Hz . 4- DDC decimation Range : 8 to 4096 . 5- CFIR : programmable 20 taps( 18 bit coefficient ) . 6- PFIR : programmable 80 tabs ( 18 bit coefficient ). 7- Manual gain control and overflow indicator. DUC: 1- Fsample : 16 bit , 400 MSPS Max . 2- SFDR >115dB. 3- Tuning resolution : 0.0582 Hz. 4- Interpolation range : Programmable 2 to 32768 . 5- CFIR : programmable 20 tabs x 18bit. 6- PFIR : Programmable 80 tab x 18bit . 7- Bypass interpolation filter On/OFF programmable . 8- Gain control up to 60dB . 9- Overflow Indicator .
Project ID: 14723930

About the project

9 proposals
Remote project
Active 7 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
9 freelancers are bidding on average $598 USD for this job
User Avatar
Hi, I am a post graduate power electronics engineer and having very good experience in product design and development. I am excellent in embedded design & programming using pic, dspic controllers and MATLAB codding for Power projects, Boot loaders, Bluetooth & GPS designs,CAN communication, EEprom. UART , Protocols for networking, wi-Fi routers,OBD diagnosis with CAN bus protocols
$777 USD in 20 days
4.9 (34 reviews)
6.2
6.2
User Avatar
I'm a recent Bachelor of Electrical Engineering from Carleton University. I've designed Digital Up & Down Converters in the past with MATLAB and VHDL and am confident I can do it again. Relevant Skills and Experience VHDL, MATLAB, Digital Integrated Electronics Proposed Milestones $277 USD - complete VHDL and MATLAB code
$277 USD in 5 days
4.9 (16 reviews)
4.5
4.5
User Avatar
Hi , I am expert FPGA design engineer with major projects done for DSP applications Relevant Skills and Experience VHDL/Verilog , C/C++ , SOC based Design , Altera / Xilinx Proposed Milestones $100 USD - Project Requirements $600 USD - Working Code $21 USD - Testing and Debugging What is your target device Altera or Xilinx
$721 USD in 30 days
0.0 (1 review)
0.0
0.0

About the client

Flag of EGYPT
Cairo, Egypt
5.0
2
Payment method verified
Member since Jun 8, 2017

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.