Verilog Floating point multiplier, 16bits, with one pipelining level after significands multiplication

€8-30 EUR

Completed

Posted

almost 7 years ago

€8-30 EUR

Paid on delivery

I need a 16 bits floating point multiplier, with one pipeline level. I dont need a very complex circuit.. One as easy as it can be would be perfect. I would like a short description of the blocks too. I attached a flow graph for the multiplier.

Electrical Engineering

Verilog / VHDL

Project ID: 14182306

About the project

3 proposals

Remote project

Active 7 yrs ago

Looking to make some money?

Email address

Benefits of bidding on Freelancer

Set your budget and timeframe

Get paid for your work

Outline your proposal

It's free to sign up and bid on jobs

Awarded to:

@ahmedmohamed85

A proposal has not yet been provided

€55 EUR in 0 day

5.0

(291 reviews)

7.5

3 freelancers are bidding on average €38 EUR for this job

@The24CarrotsInc

Greetings for the day!!! We have strong experience in this field. We ensure 100% Quality with On-time deliveries. Please allow us to take this opportunity. Thanks & Regards, Team@The24CarrotsInc

€28 EUR in 1 day