Rgmii altera jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    566 rgmii altera jobs found, pricing in USD

    I'm looking for an individual with expertise in Altium Designer. This project involves replacing an obsolete Xilinx FPGA with an Altera part. The initial project has been done in Altium Designer. ECAD would need to be done in Altium 19.

    $161 (Avg Bid)
    $161 Avg Bid
    18 bids

    ...freelancer with expertise in FPGA coding to bring a custom logic design project to life in Noida (Delhi/NCR). **Project Objectives:** - Development and implementation of custom logic designs using FPGA. - Ensuring designs are efficient, reliable, and meet project requirements. **Skills and Experience:** - Strong background in FPGA programming and design, with specific experience in either Xilinx, Altera, or Lattice platforms preferred. - Proven ability to develop and optimize custom logic designs. - Excellent problem-solving skills and creativity in designing unique solutions. - Ability to work independently and deliver project milestones on time. **Application Requirements:** - convert LVDS signals to MIPI CSI2. - preferably using Lattice crosslink. This project offers an ex...

    $380 (Avg Bid)
    $380 Avg Bid
    5 bids

    I'm seeking a talented individual with a strong background in VHDL and FPGA design, specifically with Altera products, who can successfully implement communication interfaces within my project. The ideal candidate will possess a deep understanding of UART protocol and be capable of integrating it with other interfaces. Requirements: - Proficiency in VHDL programming for FPGA - Experience with Altera FPGA design tools - Successful implementation of UART interfaces - Knowledge in LAN and USB communication The scope of the project includes: - Implementing a low-speed UART interface (up to 115200 bps) - Integrating UART with LAN and USB interfaces on the FPGA The right freelancer will have a strong portfolio demonstrating their expertise in FPGA interface design and commu...

    $520 (Avg Bid)
    $520 Avg Bid
    20 bids

    I am looking to hire a freelancer to design an FPGA function generator using a Altera MAX 10 FPGA, 10M08SAE144C8G that produces a frequency of 10 MHz and above. The desired waveforms are sine, square, and triangle. This function generator should also have a single channel. If you think you have the skills to help me with this project, feel free to bid on it. Thank you!

    $112 (Avg Bid)
    $112 Avg Bid
    5 bids

    My project is about FPGA programming for control systems. I'm using the Altera Cyclone V board and the preferred programming language is Verilog. This project requires someone with experience in FPGA programming and the design of embedded systems. The programmer should be able to develop design flows for FPGA devices, debug them and modify existing designs for better performance. The knowledge of hardware description languages such as VHDL and Verilog is crucial, as they will be used for implementation and testing of the designs. Additionally, some knowledge of microcontrollers and communication protocols will be required. The right person for this job should have strong problem-solving skills, excellent coding and debugging capabilities, and a deep understanding of hardware in...

    $167 (Avg Bid)
    $167 Avg Bid
    22 bids

    Project Title: Altera DE0 Board Programming Assistance Description: I am seeking a freelancer who can provide programming assistance for my Altera DE0 board project. I require expertise in VHDL programming language and the ability to modify existing code as well as start from scratch. Skills and Experience: The ideal candidate for this project should have: - Proficiency in VHDL programming language - Experience with Altera DE0 board - Strong troubleshooting and debugging skills - Knowledge of hardware design consultation Specific requirements: - Provide programming assistance for the Altera DE0 board - Modify existing code and develop new code from scratch - Troubleshoot and debug any issues that arise during the programming process - Provide hardware design ...

    $36 (Avg Bid)
    $36 Avg Bid
    8 bids

    Hello,I am looking for devs who has experience and knowledge in FPGA to interface RF AFE chip from analogue device(exact part number via chat) Desired FPGA- xilinx Zynq/ equivalent series, Cyclone/equivalent from altera. The FPGA will be interfaced with the AFE and will act as an DSP. Apart from the AFE the FPGA is expected t be interfaced with: 1) Display module 2) Keypad 3) Memory 4) Microphone 5) ESP32C3 and GNSS module. Additional MCU/processor can be added to reduce the burden on FPGA. It can be decided after discussing. The FPGA will perform the DSP task and will be used to transmit RF waveforms. It will be used to perform frequency hopping and encryption (AES-256/SHA) task for the waveform. More detailed information via chat. Eligibility: The freelancer must have...

    $644 (Avg Bid)
    $644 Avg Bid
    6 bids

    I am an EE engineer. I have lots of experience designi...Assembly language and C/C++ (both procedural and OOP). *for STM and nrf controllers Mbed OS could be one of the choices for programming the MCU. I have done lots of projects in the field of wireless communication and IoT using different wireless communication protocols like BLE, RF, WiFi (Cloud), etc. In the field of bit streaming, high-speed processing and ML, I am able to program both Xilinx and Altera in VHDL or C/C++ for Microblaze or NIOS II processors. For manufacturing purposes, I can provide component selection and BOM which suits your needs for a durable, efficient, and effective design. ABOUT YOUR PROJECT, I have done lots of similar projects before and can handle your project easily. We may discuss it more over cha...

    $1860 (Avg Bid)
    $1860 Avg Bid
    1 bids

    ...developing co-design projects. There are many possible solutions to the design problems depending on the way in which you choose to partition each problem. HW/SW Specs: The target embedded systems platform can be either the AlteraDE0 FPGA platform or the PSOC. Both devices/boards provide the opportunity to implement low-level, interrupt driven, device drivers along with the custom hardware. Altera DE0 Board: This board has a Cyclone III FPGA fitted. This supports a ’soft-core’ processor integrated with custom hardware. Using the Nios2 softcore CPU as a base you will implement a system to control a robot arm. There is the potential to use a small embedded O/S, FreeRTOS, uCLinux, or to write your own scheduler for this solution. PSoC: PSoC is industry&rsqu...

    $276 (Avg Bid)
    $276 Avg Bid
    8 bids

    I have a board i need to fix for an equipment in my store. Looking for an FPGA expert that can debug the program files i got from the manufacturer. I was told this should be simple for someone that knows what they are doing.

    $151 (Avg Bid)
    $151 Avg Bid
    11 bids

    ...filters (like hq2x) 4. output from scaler is passed through optional scaline generator, where scanline parameters are passed as input wires : scanline color, scanline thickness, scanline interval 5. output is overlayed by the bitmap OSD with the same resolution as output format Requirements : aside from the DDR memory interface, or PLL no vendor or encrypted IP blocks can be used, for example no Altera/Intel video pipeline. Everything must be in written verilog source code. Must include verilog testbench that will accept input picture(in any format) and produce resulting picture(in any format). suggested pipeline i/o ports: Sysclk, [23:0] RGBin, HSin,VSin,DEin, Clkin [23:0] RGBout, HSout, VSout, DEout, Clkout [31:0] parameters[0:...] (whatever count is required). all needed m...

    $2000 (Avg Bid)
    NDA
    $2000 Avg Bid
    1 bids

    Need to Convert MATLAB code to VHDL code. I Have a MATLAB code i want someone who can convert that code to a sytnthesizable VHDL code for ALtera FPGA.

    $75 (Avg Bid)
    $75 Avg Bid
    7 bids

    Implement the circuit design in the FPGA, and read input /write output to the file. Including timing analysis, power consumption and pin planner etc... Using Quartus prime

    $507 (Avg Bid)
    $507 Avg Bid
    16 bids

    I m looking for a fpga design for an BPSK demodulator, the fpga ill be using is altera, i ll also require an simulink file illustrating the functionality of the demodulator, i provide the input file for the demodulator.

    $193 (Avg Bid)
    $193 Avg Bid
    8 bids

    Write VHDL code and testbench for the given question and simulate them using Quartus and Modelsim Altera

    $19 (Avg Bid)
    $19 Avg Bid
    4 bids

    Design a fully digital, hardware-based direction discrimination and counting system for use with quadrature encoder-based rotatory incremental encoders.

    $171 (Avg Bid)
    $171 Avg Bid
    8 bids

    This is a final year project. We are struck with simulation. Need to debug our program, or else develop the project from scratch. I am attaching the code that we have wrote for your reference. We used Quartus altera for coding, and model sim for simulation. The development board is a cyclone 2. There were no errors as such. The code would simulate and after one clock cycle, the output would become 'Z'. From what I understood, the main issue is the interconnection between all the modules.

    $124 (Avg Bid)
    $124 Avg Bid
    2 bids

    Hello. I have a sales system (ERP) that has an open API. I need and a BOT/System that whenever a sale happens, the bot sends a message to my client via whatsapp. System API is very complete. The API notifies you when there is a sale, the API has all the customer's data such as Phone number, Name, Address, emai...thank you message, with order information (information is available in the API) Bot need use my own mobile number... Invoice API: Order API: Callback Status order: ( portuguese, translate to your language )

    $194 (Avg Bid)
    $194 Avg Bid
    15 bids

    Write a program using QUARTUS ALTERA to work on De1-SoC FPGA BOARD. .................. The LED Brightening Control with an Absolute Encoder The circuit to be designed must provide control of the brightness of a single or multiple LED ‘s using values from an Absolute Contacting Encoder (128 positions). In addition, the circuit must display a decimal value of the LED intensity (0-127) by using three seven-segment displays. The circuit contains four logic blocks and 3 external components (Figure 1). The logic circuits are: • Code Conversion Table • Binary to BCD 3 digits (Decimal Values) • LED Brightening Control (PWM) • Seven Segments Decoder

    $41 (Avg Bid)
    $41 Avg Bid
    5 bids

    Traffic Control System (Two intersection road) using VHDL in Quartus II. Write Code, test bench and simulate in Modelsim Altera. Draw Flow diagram or ASM chart and Mnemonic document state diagram.

    $32 (Avg Bid)
    $32 Avg Bid
    5 bids

    In this project I want to see how the ADC works in FPGA kit .. with any sensor LED or temp. The board is ALTERA Cyclone IV EP4CE6e22cb

    $15 (Avg Bid)
    $15 Avg Bid
    1 bids

    Looking for a tutor on Quartus Altera/Intel MAX10 FPGA device. Knowledge of QSYS, Platform designer, Eclipse, HDL/VHDL. Embedded system control design using FPGA. Closed loop control ADC sampling, PI controller , PWM generation in HDL/VHDL.

    $12 / hr (Avg Bid)
    $12 / hr Avg Bid
    3 bids

    Looking for website content for Power electronics converter for battery chargers for EV market. Magnetics design , Embedded software FPGA. Altera/Intel VHDL.

    $15 / hr (Avg Bid)
    $15 / hr Avg Bid
    31 bids

    Hello, In my project I need to store data on my FPGA Altera EVMs. The data must be stored on a non-volatile device (power done can occur at all time). To do that, I need to implement an interface to the on board uSD card. Here are some specification: 1. SD Card: Class 10, 2GB. 2. Min write speed: 200Byte every 1ms (effective) ~1.6Mbps. 3. Read speed: 10Mbps (Flash all mode) 4. All VHDL (NiosII- only when guaranteed performance). 5. Full Duplex- Optional. 6. Target: DE10-Nano and DE2-115. 7. Delete all data function: optional. Thanks, Idan

    $189 (Avg Bid)
    $189 Avg Bid
    4 bids

    prepare a I2C module for Altera FPGA

    $156 (Avg Bid)
    $156 Avg Bid
    13 bids

    VHDL , QUARTUS , MODELSIM ALTERA, QUESTASIM, UP DOWN COUNTER , COUNT ZERO COUNTER, CLOCK GENERATOR, RGB CONTROLLER. STATE MACHINE ...

    $155 (Avg Bid)
    $155 Avg Bid
    9 bids

    The AD 9254 is to be interfaced with TERASIC DE4(Altera startix IV) in DSP builder platform

    $52 (Avg Bid)
    $52 Avg Bid
    1 bids

    Hi I need an expert in these two software Altera Quartus II Computer Aided Design Software and Modelsim-Altera Simulation Software. inbox me for more details.

    $172 (Avg Bid)
    $172 Avg Bid
    4 bids

    1. Encode key presses on a standard 16-key 2. give a stable 4-bit binary output 3. Have output to indicate when a key is being pressed.

    $125 (Avg Bid)
    $125 Avg Bid
    6 bids

    Dissolve DDR3, FlyBy topology, 2 Altera SoC chips. 8 layers (S-P-P-S-S-P-P-S), 3 (4, 5, 8 layers) available for DDR wiring. Changing the placement of components is acceptable if critical. Alignment rules and signal classes are defined. Deadline until 28.02. It is possible to expand the order to a complete layout of the board with an increase in cost and extension of terms.

    $30 - $250
    Sealed
    $30 - $250
    8 bids

    We are looking for a developer who has experiance in Embedded Application Programming. Typical Operating Systems Embedded Linux Android FreeRTOS μC/OS ARM, MIPS, Motorola, ST, TI, Microchip... Arduino Xilinx MicroBlaze (Softcore Processor) Xilinx and Altera FPGA (see Electronics Overview) Identifying and removing bottlenecks with performance analysis and tracing tools. Using low-level languages such as C or assembler for greater control over resource usage. Developing unit tests to quickly verify software modules on higher performance machines. Tuning code for low memory usage and looking for memory leaks using tools such as Valgrind. Preventing memory leakage by using static allocation if necessary (for example in a safety critical application). can develop user interfaces...

    $250 - $750
    Sealed NDA
    $250 - $750
    7 bids

    I need guidance with Altera Quartus and introductory Logic Design/Electrical Engineering work.

    $108 (Avg Bid)
    $108 Avg Bid
    7 bids

    I need a project made with the software Quartus. My board is using an Altera chip, model: EP4CE6E22C8N. I need a 8 bit calculator, that uses a matrix 4x4 keyboard and display the results in the 7 seegments display that my board has. Board model: RZ-easyfpga a2.2 I attached on the job the pin diagram of my board.

    $65 (Avg Bid)
    $65 Avg Bid
    4 bids

    Expert using Altera Schematic Design

    $16 (Avg Bid)
    $16 Avg Bid
    3 bids

    My name is Idan and I'm electronic engineer student. In my application I need to implement a standard VHDL TCP/IP communication. In order to do that we need to interface the Altera Triple Speed Ethernet IP core. The the code, that will interface the Altera TSE IP core, will be commplitly managed by the VHDL side, with fully handshake for max speed. The minimum performent of the system will be throughput of 300Mps @ 1000Mbps linke @ full duplex mode. I've recently bought the DE2-115 EVM and I want to implement the on board Ethernet (with On-Board PHY Chip). The code will be evaluated with Wireshark (Optional: loop back between the two ports. I'm bacically want to have a quick ademenstration on any board that you'll have before adjust it to my project.

    $600 (Avg Bid)
    $600 Avg Bid
    6 bids

    I am looking for an expert in following: Cross-compile MT7688 CPU kernel MT7688 32/128MB CPU Quartus project,

    $245 (Avg Bid)
    $245 Avg Bid
    2 bids

    1. Cross-compile MT7688 CPU kernel, with enabled and working PCI express, write simple step-by step documentation, MT7688 must detect PCIx card connected, draw simple schematic with all necessary elements. 2. Make sample Quartus project, and write test app : 2.a. Use Hard IP pci x core on Cyclone IV, for example EP4CGX15 or similar 2.b Map PCI device memory space to read/wite access from MT7688 using DMA. Payload can be fixed size >=128 bytes per single R/W transaction. 2.c Write simple C program for OpenWrt to access PCI express device mapped memory read/write data using DMA. Project can be split to 2 parts. 1. and 2. If you can do only one part, contact us.

    $896 (Avg Bid)
    $896 Avg Bid
    5 bids

    As part of a technology demonstration project, we need a simulated malicious trojan embedded in some open source application (such as PipeCNN) running on an FPGA, preferably on a Terasic DE5-Net Altera Stratix V GX FPGA board. The simulated trojan should, upon trigger, use the PCIe bus to write a random value to some system RAM location (without causing the system to crash in process).

    $4583 (Avg Bid)
    $4583 Avg Bid
    4 bids

    My name is Idan and I'm electronic engineer student. In my application I need to implement a standard VHDL Triple Speed Ethernet Altera IP. I've recently bought the DE2-115 EVM and I want to implement the on board Ethernet (with On-Board PHY Chip).

    $17 / hr (Avg Bid)
    $17 / hr Avg Bid
    1 bids

    Hello, I need to implement a TCP/IP protocol between a PC and Altera FPGA for one of my project. Please bid if you're an expert and already you have the proven results with you.

    $52 (Avg Bid)
    $52 Avg Bid
    5 bids

    FPGA based task on ALtera board

    $21 / hr (Avg Bid)
    $21 / hr Avg Bid
    2 bids

    System Verilog Task for ALtera FPGA board

    $112 (Avg Bid)
    $112 Avg Bid
    2 bids

    system verilog code for ALtera FPGA Board

    $18 (Avg Bid)
    $18 Avg Bid
    9 bids

    Need a Verilog expert with knowledge of ALtera Quartus and pipeining.

    $17 (Avg Bid)
    $17 Avg Bid
    3 bids

    1. You have to teach us about RISC-V microcontroller architecture top to bottom and instructions . 2. You have to teach us about VHDL / VERILOG. 3. You can deal it with logisim software. 4. You have to give support and help us to build RISC-V microcontroller in FPGA. 5. You can take class about these minimum 2 days in online. 6. You will get 4 month to complete this. You will get 150$ as payment as a teacher. Payment can't be increased cause we are student(cause it is our saving money :) )

    $197 (Avg Bid)
    $197 Avg Bid
    4 bids

    Tasks and scheduling Interruptions Race Direct access to peripherals

    $197 (Avg Bid)
    $197 Avg Bid
    3 bids

    The project's goal is to have two I2S codecs, both at the same samplerate, selectable 48/96/192KHz, connected to a CPLD and the CPLD to provide a T...both capture and playback concurrently. The TDM protocol should have 4 slots for channels. Some points that need to be taken into consideration in order to better understand the requirements: 1. the freelancer must have good kowledge of audio TDM and I2S protocols. 2. The freelancer should decide what CPLD is most appropriate and cost beneficial to the task, CPLD has to be a member of Intel/Altera MAX V CPLD. 3. The freelancer will provide appropriate testbech to verify the proper behaviour of the design with written instructions on how to perform the tests. 4. The freelancer should provide all the sources and the complete Qua...

    $172 (Avg Bid)
    $172 Avg Bid
    3 bids
    $13 Avg Bid
    2 bids

    I need to get 4 miliseconds data from AD9226 12bit ADC using ALTERA EP4CE6E22C8 + HY57V561620FTP-H 256Mbit SDRAM when I push a button B1. When I push second time the button B1, to get another 4 ms of data. When I push another button B2, the data from SDRAM must be sent to a CP2102 TTL-USB adapter at 115200 baud rate, so I can donwload data to PC. The aquisition speed needs to be 65MHz.

    $224 (Avg Bid)
    $224 Avg Bid
    13 bids

    I want long term employee. altera quartus II is needed. its simple project

    $12 / hr (Avg Bid)
    $12 / hr Avg Bid
    5 bids